


FIG. 1



## POWER OF WORD DRIVER

VRW1 THROUGH 3 (READ VOLTAGE)  
VWW (WRITE VOLTAGE)  
VWV0 THROUGH 3 (WRITE VERIFY VOLTAGE)  
VWE1 AND 2 (WRITE ERRATIC DETECTING VOLTAGE)  
VWDS (WRITE DISTURB DETECTING VOLTAGE)  
VEW (ERASE VOLTAGE)  
VEV (ERASE VERIFY VOLTAGE)

FIG. 2




FIG. 3




FIG. 4

OPERATING MODE	COMMAND
READ	00H
WRITE	1FH
ADDITIONAL WRITE	10H
ERASE	20H

***FIG. 5***

	DESIGNATION	DEFINITION
I/O7	Ready/Busy	"VOH"=Ready "VOL"=Busy
I/O6	Reserved	
I/O5	Erase Check	"VOH"=Fail "VOL"=Pass
I/O4	Program Check	"VOH"=Fail "VOL"=Pass
I/O3	Reserved	
I/O2	Reserved	
I/O1	Reserved	
I/O0	Reserved	

STATUS REGISTER

FIG. 6




FIG. 7

WRITE DATA	I/O		DLL	DLR
	4	0		
01	0	1	0	1
00	0	0	0	0
10	1	0	1	0
11	1	1	1	1

INPUT WRITE DATA

FIG. 8




FIG. 9




FIG. 10




FIG. 11




FIG. 12

























		SELECTED BLOCK		UNSELECTED BLOCK	
		SELECTED WORD	UNSELECTED WORD	SELECTED WORD	UNSELECTED WORD
READ	SELECTED WORD	2.4/3.2/4.0V 1.0V 	1.0V 	Vss OPEN 	Vss OPEN 
	UNSELECTED WORD				
ERASE	SELECTED WORD	-16V 2.0V 	2.0V 	2.0V OPEN 	2.0V OPEN 
	UNSELECTED WORD				
WRITE	WRITE DATA	15.1/15.8/17.0V Vss 	4.5V Vss 	OPEN OPEN 	Vss OPEN 
	NON-WRITE DATA	15.1/15.8/17.0V 6.0V 	4.5V 6.0V 	OPEN OPEN 	Vss OPEN 
VERIFY	SELECTED WORD	2.8/3.6/4.5V 1.0V 	1.0V 	Vss OPEN 	Vss OPEN 
	UNSELECTED WORD				
ERRATIC DETECTION DISTURB DETECTION	SELECTED WORD	2.3V/3.1/3.9V 1.0V 	1.0V 	Vss OPEN 	Vss OPEN 
ERRATIC DETECTION DISTURB DETECTION	UNSELECTED WORD				

FIG. 13





FIG. 14




**FIG. 15**

FIG. 16





FIG. 17











**FIG. 18(A)****FIG. 18(B)****FIG. 18(C)****FIG. 18(D)****FIG. 18(E)****FIG. 18(F)**

FIG. 19


## ERASE FLOW



*FIG. 20(A)*



*FIG. 20(B)*






**FIG. 21**

DATA LATCH PROCESSING	CONTENTS OF OPERATION (SENSE LATCH DATA ON SELECTED MAT SIDE)
"01" WRITE DATA	$A + \bar{B}$
"00" WRITE DATA	$A + B$
"10" WRITE DATA	$\bar{A} + B$
"00" ERRATIC DETECTION DATA	$\bar{A} + \bar{B}$
"10" ERRATIC DETECTION DATA	$A \cdot \bar{B}$
"11" DISTURB DETECTION DATA	$A \cdot B$

A:UPPER DATA B:LOWER DATA

**FIG. 22**

A UPPER	B LOWER	$A + \bar{B}$	$A + B$	$\bar{A} + B$	$\bar{A} + \bar{B}$	$A \cdot \bar{B}$	$A \cdot B$
0	1	0	1	1	0	0	0
0	0	1	0	1	1	0	0
1	0	1	1	0	0	1	0
1	1	1	1	1	0	0	1

CONCEPT OF ADDITIONAL WRITING**FIG. 23(A)****FIG. 23(B)****FIG. 23(C)**

**FIG. 24**

LOWER BIT:  $a_0 \cdot \overline{(b_1 \oplus b_3)}$   
 UPPER BIT:  $\overline{a_1} \oplus \overline{b_2}$

a0 : ADDITIONAL WRITE DATA (LOWER BIT)  
 a1 : ADDITIONAL WRITE DATA (UPPER BIT)  
 b1 : MEMORY READ DATA (VRW1 (2.4V) READ)  
 b2 : MEMORY READ DATA (VRW2 (3.2V) READ)  
 b3 : MEMORY READ DATA (VRW3 (4.0V) READ)  
 $\oplus$  : EXCLUSIVE OR

STATE OF MEMORY CELL	ADDITIONAL WRITE DATA	a1	a0	b1	b2	b3
01	11	1	1	1	1	1
00	11	1	1	1	1	0
10	11	1	1	1	0	0
11	01	0	1	0	0	0
11	00	0	0	0	0	0
11	10	1	0	0	0	0
11	11	1	1	0	0	0

FIG. 25




FIG. 26

READ SEQUENCE		VRW1 READ		VRW2 READ		VRW2 READ	
STEP	STEP 1	STEP 2	STEP 3	STEP 4	STEP 5	STEP 6	
	VRW1 READ	SL(R) → DLL DATA TRANSFER	VRW2 READ	SL(L) → DLL DATA TRANSFER	SL(R) → DLL DATA TRANSFER	SL(L) → DLL DATA TRANSFER	
01	00	00	00	00	00	00	
00	00	00	00	00	00	00	
10	00	00	00	00	00	00	
11	11	11	11	11	11	11	

FIG. 27

FIG. 28

(2) '00' WRITE

ALL DETERMINATION: TO STEP 20 IF FAIL IS REACHED

FIG. 29

(3) '10' WRITE

STEP	'10' WRITE DATA LATCH			
	STEP 26	STEP 27	STEP 28	STEP 29
DATA TRANSFER DLR → G-BLR G-BLL PRECHARGE	SL SENSE	G-BLL/R DISCHARGE DATA TRANSFER DLL → G-BLL	OPERATION (G-BLL, SL(L))	SL CLEAR G-BLR PRECHARGE
CONTENTS	01 (1) 0.5	0.0 (0) 1	0 (0) 1 0 0	0 (0) 1 (1) 0 0.0 1 0 0
	00 (1) 0.5	1.0 (1) 0	0 (1) 0 0 0 1 0 0	0 (1) 0 (1) 0 0.0 0 1 0
	10 (0) 1 0.5	1.0 (1) 0	0 (0) 1 1.0 0 0 1 0	0 (0) 1 (0) 1 1.0 0 1 0
	11 (0) 1 0.5	0.0 (0) 1	0 (0) 1 1 1 0 0 1 0	0 (0) 1 (0) 1 0 0 1 0

'10' WRITE		'10' WRITE VERIFY			
STEP 32	STEP 33	STEP 34	STEP 35	STEP 36	STEP 37
WRITE	G-BLL/R DISCHARGE G-BLL/R PRECHARGE	MEMORY DISCHARGE (WV1)	UNSELECTED G-BLL PRECHARGE	SL CLEAR SL SENSE & ALL DETERMINATION	G-BLL/R DISCHARGE SL CLEAR
					DLR
					G-BLL
					SL(R)
					SL(L)
					DLL
					DLR
					G-BLL
					SL(R)
					SL(L)

ALL DETERMINATION: TO STEP 32 IF FAIL IS REACHED

FIG. 30

#### (4) '11' WORD DISTURB DETECTION

		'11' WORD DISTURB DATA LATCH					
STEP	STEP 38	STEP 39	STEP 40	STEP 41	STEP 42	STEP 43	STEP 44
	DATA TRANSFER DLL → G-BLL G-BLL PRECHARGE	SL SENSE	G-BLL/R DISCHARGE G-BLL/R PRECHARGE	OPERATION (SL(R), G-BLL)	OPERATION (G-BLL, DLR) SL CLEAR	DLR	
						G-BLL	
						DLL	
						DLR	
						G-BLL	
						SL(R)	
						SL(L)	
						G-BLL	
						DLL	
						DLR	
						G-BLL	
						SL(R)	
						SL(L)	
						G-BLL	
						DLL	
						DLR	
						G-BLL	
						SL(R)	
						SL(L)	
						G-BLL	
						DLL	
						DLR	
						G-BLL	
						SL(R)	
						SL(L)	
						G-BLL	
						DLL	
						DLR	
						G-BLL	
						SL(R)	
						SL(L)	
						G-BLL	
						DLL	
						DLR	
						G-BLL	
						SL(R)	
						SL(L)	
						G-BLL	
						DLL	
						DLR	
						G-BLL	
						SL(R)	
						SL(L)	
						G-BLL	
						DLL	
						DLR	
						G-BLL	
						SL(R)	
						SL(L)	
						G-BLL	
						DLL	
						DLR	
						G-BLL	
						SL(R)	
						SL(L)	
						G-BLL	
						DLL	
						DLR	
						G-BLL	
						SL(R)	
						SL(L)	
						G-BLL	
						DLL	
						DLR	
						G-BLL	
						SL(R)	
						SL(L)	
						G-BLL	
						DLL	
						DLR	
						G-BLL	
						SL(R)	
						SL(L)	
						G-BLL	
						DLL	
						DLR	
						G-BLL	
						SL(R)	
						SL(L)	
						G-BLL	
						DLL	
						DLR	
						G-BLL	
						SL(R)	
						SL(L)	
						G-BLL	
						DLL	
						DLR	
						G-BLL	
						SL(R)	
						SL(L)	
						G-BLL	
						DLL	
						DLR	
						G-BLL	
						SL(R)	
						SL(L)	
						G-BLL	
						DLL	
						DLR	
						G-BLL	
						SL(R)	
						SL(L)	
						G-BLL	
						DLL	
						DLR	
						G-BLL	
						SL(R)	
						SL(L)	
						G-BLL	
						DLL	
						DLR	
						G-BLL	
						SL(R)	
						SL(L)	
						G-BLL	
						DLL	
						DLR	
						G-BLL	
						SL(R)	
						SL(L)	
						G-BLL	
						DLL	
						DLR	
						G-BLL	
						SL(R)	
						SL(L)	
						G-BLL	
						DLL	
						DLR	
						G-BLL	
						SL(R)	
						SL(L)	
						G-BLL	
						DLL	
						DLR	
						G-BLL	
						SL(R)	
						SL(L)	
						G-BLL	
						DLL	
						DLR	
						G-BLL	
						SL(R)	
						SL(L)	
						G-BLL	
						DLL	
						DLR	
						G-BLL	
						SL(R)	
						SL(L)	
						G-BLL	
						DLL	
						DLR	
						G-BLL	
						SL(R)	
						SL(L)	
						G-BLL	
						DLL	
						DLR	
						G-BLL	
						SL(R)	
						SL(L)	
						G-BLL	
						DLL	
						DLR	
						G-BLL	
						SL(R)	
						SL(L)	
						G-BLL	
						DLL	
						DLR	
						G-BLL	
						SL(R)	
						SL(L)	
						G-BLL	
						DLL	
						DLR	
						G-BLL	
						SL(R)	
						SL(L)	
						G-BLL	
						DLL	
						DLR	
						G-BLL	
						SL(R)	
						SL(L)	
						G-BLL	
						DLL	
						DLR	
						G-BLL	
						SL(R)	
						SL(L)	
						G-BLL	
						DLL	
						DLR	
						G-BLL	
						SL(R)	
						SL(L)	
						G-BLL	
						DLL	
						DLR	
						G-BLL	
						SL(R)	
						SL(L)	
						G-BLL	
						DLL	
						DLR	
						G-BLL	
						SL(R)	
						SL(L)	
						G-BLL	
						DLL	
						DLR	
						G-BLL	
						SL(R)	
						SL(L)	
						G-BLL	
						DLL	
						DLR	
						G-BLL	
						SL(R)	
						SL(L)	
						G-BLL	
						DLL	
						DLR	
						G-BLL	
						SL(R)	
						SL(L)	
						G-BLL	
						DLL	
						DLR	
						G-BLL	
						SL(R)	
						SL(L)	
						G-BLL	
						DLL	
						DLR	
						G-BLL	
						SL(R)	
						SL(L)	
						G-BLL	
						DLL	
						DLR	
						G-BLL	
						SL(R)	
						SL(L)	
						G-BLL	
						DLL	
						DLR	
						G-BLL	
						SL(R)	
						SL(L)	
						G-BLL	
						DLL	
						DLR	
						G-BLL	
						SL(R)	
						SL(L)	
						G-BLL	
						DLL	
						DLR	
						G-BLL	
						SL(R)	
						SL(L)	
						G-BLL	
						DLL	
						DLR	
						G-BLL	
						SL(R)	
						SL(L)	
						G-BLL	
						DLL	
						DLR	
						G-BLL	
						SL(R)	
						SL(L)	
						G-BLL	
						DLL	
						DLR	
						G-BLL	
						SL(R)	
						SL(L)	
						G-BLL	
						DLL	
						DLR	
						G-BLL	
						SL(R)	
						SL(L)	
						G-BLL	
						DLL	
						DLR	
						G-BLL	
						SL(R)	
						SL(L)	
						G-BLL	
						DLL	
						DLR	
						G-BLL	
						SL(R)	
						SL(L)	
						G-BLL	
						DLL	
						DLR	
						G-BLL</td	

'11' WORD DISTURB DETECTION		STEP 44		STEP 45		STEP 46		STEP 47		STEP 48	
G-BLL/R	DISCHARGE	G-BLL SELECT	PRECHARGE	MEMORY	DISCHARGE	SL CLEAR	SL SENSE & ALL	DETERMINATION	G-BLL/R	DISCHARGE	SL CLEAR
		G-BLL		(WDS)					G-BLL		
		DLL				DLR			DLL		
						G-BLR					
						SL(R)					
						SL(L)					
						G-BLL					
						DLL					
						DLR					
						G-BLR					
						SL(R)					
						SL(L)					
						G-BLL					
						DLL					
						DLR					
						G-BLR					
						SL(R)					
						SL(L)					
						G-BLL					
						DLL					
						DLR					
						G-BLR					
						SL(R)					
						SL(L)					
						G-BLL					
						DLL					
						DLR					
						G-BLR					
						SL(R)					
						SL(L)					
						G-BLL					
						DLL					
						DLR					
						G-BLR					
						SL(R)					
						SL(L)					
						G-BLL					
						DLL					
						DLR					
						G-BLR					
						SL(R)					
						SL(L)					
						G-BLL					
						DLL					
						DLR					
						G-BLR					
						SL(R)					
						SL(L)					
						G-BLL					
						DLL					
						DLR					
						G-BLR					
						SL(R)					
						SL(L)					
						G-BLL					
						DLL					
						DLR					
						G-BLR					
						SL(R)					
						SL(L)					
						G-BLL					
						DLL					
						DLR					
						G-BLR					
						SL(R)					
						SL(L)					
						G-BLL					
						DLL					
						DLR					
						G-BLR					
						SL(R)					
						SL(L)					
						G-BLL					
						DLL					
						DLR					
						G-BLR					
						SL(R)					
						SL(L)					
						G-BLL					
						DLL					
						DLR					
						G-BLR					
						SL(R)					
						SL(L)					
						G-BLL					
						DLL					
						DLR					
						G-BLR					
						SL(R)					
						SL(L)					
						G-BLL					
						DLL					
						DLR					
						G-BLR					
						SL(R)					
						SL(L)					
						G-BLL					
						DLL					
						DLR					
						G-BLR					
						SL(R)					
						SL(L)					
						G-BLL					
						DLL					
						DLR					
						G-BLR					
						SL(R)					
						SL(L)					
						G-BLL					
						DLL					
						DLR					
						G-BLR					
						SL(R)					
						SL(L)					
						G-BLL					
						DLL					
						DLR					
						G-BLR					
						SL(R)					
						SL(L)					
						G-BLL					
						DLL					
						DLR					
						G-BLR					
						SL(R)					
						SL(L)					
						G-BLL					
						DLL					
						DLR					
						G-BLR					
						SL(R)					
						SL(L)					
						G-BLL					
						DLL					
						DLR					
						G-BLR					
						SL(R)					
						SL(L)					
						G-BLL					
						DLL					
						DLR					
						G-BLR					
						SL(R)					
						SL(L)					
						G-BLL					
						DLL					
						DLR					
						G-BLR					
						SL(R)					
						SL(L)					
						G-BLL					
						DLL					
						DLR					
						G-BLR					
						SL(R)					
						SL(L)					
						G-BLL					
						DLL					
						DLR					
						G-BLR					
						SL(R)					
						SL(L)					
						G-BLL					
						DLL					
						DLR					
						G-BLR					
						SL(R)					
						SL(L)					
						G-BLL					
						DLL					
						DLR					
						G-BLR					
						SL(R)					
						SL(L)					
						G-BLL					
						DLL					
						DLR					
						G-BLR					
						SL(R)					
						SL(L)					
						G-BLL					
						DLL					
						DLR					
						G-BLR					
						SL(R)					
						SL(L)					
						G-BLL					
						DLL					
						DLR					
						G-BLR					
						SL(R)					
						SL(L)					
						G-BLL					
						DLL					
						DLR					
						G-BLR					
						SL(R)					
						SL(L)					
						G-BLL					
						DLL					
						DLR					
						G-BLR					
						SL(R)					
						SL(L)					
						G-BLL					
						DLL					
						DLR					
						G-BLR					
						SL(R)					
						SL(L)					
						G-BLL					
						DLL					
						DLR					
						G-BLR					
						SL(R)					
						SL(L)					
						G-BLL					

ALL DETERMINATION: TO ERASE IF FAIL IS REACHED

FIG. 31

## (5) '10' ERRATIC DETECTION

STEP	STEP 49		STEP 50		STEP 51		STEP 52		STEP 53		STEP 54	
	DATA TRANSFER DLL → G-BLL G-BLL PRECHARGE		SL SENSE DATA TRANSFER DLR → G-BLL		G-BLL/R DISCHARGE DATA TRANSFER DLR → G-BLL		OPERATION (SL(R), G-BLL)		SL CLEAR G-BLL PRECHARGE		SL SENSE	
CONTENTS	DLL	G-BLL	SL(R)	SL(L)	DLL	G-BLL	SL(R)	SL(L)	DLL	G-BLL	SL(R)	SL(L)
01	(1)0 0,0	0,5	(0)1 (1)0	0,0 1,1	(0)1 (1)0	0,0 (0)1	(1)0 0,0	(0)1 (1)0	(0)1 (1)0	0,0 (0)1	(1)0 1,1	0,0 (0)1
00	(1)0 0,0	0,5	(1)0 (1)0	0,0 1,1	(1)0 (1)0	0,0 (1)0	(1)0 0,0	(0)1 (1)0	(0)1 (1)0	0,0 (1)0	(1)0 1,1	0,0 (1)0
10	(0)1 1,0	0,5	(1)0 (0)1	1,1 0,0	(1)0 (0)1	0,1 0,0	(1)0 (0)1	0,1 0,0	(0)1 0,1	0,1 0,0	(0)1 0,1	0,1 0,0
11	(0)1 1,0	0,5	(0)1 (0)1	1,1 0,0	(0)1 (0)1	0,1 0,0	(0)1 0,0	(0)1 0,1	(0)1 0,0	0,0 (0)1	(0)1 1,1	0,0 (0)1

'10' ERRATIC DATA LATCH												
STEP	STEP 55		STEP 56		STEP 57		STEP 58		STEP 59			
	G-BLL/R DISCHARGE		G-BLL PRECHARGE		MEMORY DISCHARGE (VWE1)		SL CLEAR SL SENSE & ALL DETERMINATION		G-BLL/R DISCHARGE SL CLEAR			
(1)0 0,1 0,0	(0)1 (1)0 0,5	1,0	0,0 (0)1 (1)0 0,5	1,0	0,0 (0)1 (1)0 0,5	1,0	0,0 (0)1 (1)0 0,5	1,0	0,0 (0)1 (1)0 0,0	0,0 (0)1 (1)0 0,0	0,0 (0)1 (1)0 0,0	0,0 (0)1 (1)0 0,0
(1)0 0,1 0,0	(1)0 (1)0 0,5	1,0	0,0 (1)0 (1)0 0,5	1,0	0,0 (1)0 (1)0 0,5	1,0	0,0 (1)0 (1)0 0,5	1,0	0,0 (1)0 (1)0 0,0	0,0 (1)0 (1)0 0,0	0,0 (1)0 (1)0 0,0	0,0 (1)0 (1)0 0,0
(0)1 0,0 1,0	(1)0 (0)1 0,5	0,1	1,0 (1)0 (0)1 0,5	0,1	1,0 (1)0 (0)1 0,5	0,1	1,0 (1)0 (0)1 0,5	0,1	1,0 (1)0 (0)1 0,0	0,0 (1)0 (0)1 0,0	0,0 (1)0 (0)1 0,0	0,0 (1)0 (0)1 0,0
(0)1 0,0 1,0	(0)1 (0)1 0,5	1,0	0,0 (0)1 (0)1 0,5	1,0	0,0 (0)1 (0)1 0,5	1,0	0,0 (0)1 (0)1 0,5	1,0	0,0 (0)1 (0)1 0,0	0,0 (0)1 (0)1 0,0	0,0 (0)1 (0)1 0,0	0,0 (0)1 (0)1 0,0

'10' ERRATIC DETECTION												
STEP	STEP 55		STEP 56		STEP 57		STEP 58		STEP 59			
	G-BLL/R DISCHARGE		G-BLL PRECHARGE		MEMORY DISCHARGE (VWE1)		SL CLEAR SL SENSE & ALL DETERMINATION		G-BLL/R DISCHARGE SL CLEAR			
(1)0 0,1 0,0	(0)1 (1)0 0,5	1,0	0,0 (0)1 (1)0 0,5	1,0	0,0 (0)1 (1)0 0,5	1,0	0,0 (0)1 (1)0 0,5	1,0	0,0 (0)1 (1)0 0,0	0,0 (0)1 (1)0 0,0	0,0 (0)1 (1)0 0,0	0,0 (0)1 (1)0 0,0
(1)0 0,1 0,0	(1)0 (1)0 0,5	1,0	0,0 (1)0 (1)0 0,5	1,0	0,0 (1)0 (1)0 0,5	1,0	0,0 (1)0 (1)0 0,5	1,0	0,0 (1)0 (1)0 0,0	0,0 (1)0 (1)0 0,0	0,0 (1)0 (1)0 0,0	0,0 (1)0 (1)0 0,0
(0)1 0,0 1,0	(1)0 (0)1 0,5	0,1	1,0 (1)0 (0)1 0,5	0,1	1,0 (1)0 (0)1 0,5	0,1	1,0 (1)0 (0)1 0,5	0,1	1,0 (1)0 (0)1 0,0	0,0 (1)0 (0)1 0,0	0,0 (1)0 (0)1 0,0	0,0 (1)0 (0)1 0,0
(0)1 0,0 1,0	(0)1 (0)1 0,5	1,0	0,0 (0)1 (0)1 0,5	1,0	0,0 (0)1 (0)1 0,5	1,0	0,0 (0)1 (0)1 0,5	1,0	0,0 (0)1 (0)1 0,0	0,0 (0)1 (0)1 0,0	0,0 (0)1 (0)1 0,0	0,0 (0)1 (0)1 0,0

ALL DETERMINATION: TO ERASE IF FAIL IS REACHED



FIG. 32

## (6) '00' ERRATIC DETECTION

'00 ERRATIC DETECTION		STEP 67		STEP 68		STEP 69		STEP 70	
G-BLL/R DISCHARGE		G-BLL SELECT PRECHARGE		MEMORY DISCHARGE (VWE2)		SL CLEAR SL SENSE & ALL DETERMINATION		G-BLL/R DISCHARGE SL CLEAR	
		DLR							
		G-BLR							
		SL(R)							
		SL(L)							
		G-BLL							
		DLL							
		DLR							
		G-BLR							
		SL(R)							
		SL(L)							
		G-BLL							
		DLL							
		DLR							
		G-BLR							
		SL(R)							
		SL(L)							
		G-BLL							
		DLL							
		DLR							
		G-BLR							
		SL(R)							
		SL(L)							
		G-BLL							
		DLL							
		DLR							
		G-BLR							
		SL(R)							
		SL(L)							
		G-BLL							
		DLL							
		DLR							
		G-BLR							
		SL(R)							
		SL(L)							
		G-BLL							
		DLL							
		DLR							
		G-BLR							
		SL(R)							
		SL(L)							
		G-BLL							
		DLL							
		DLR							
		G-BLR							
		SL(R)							
		SL(L)							
		G-BLL							
		DLL							
		DLR							
		G-BLR							
		SL(R)							
		SL(L)							
		G-BLL							
		DLL							
		DLR							
		G-BLR							
		SL(R)							
		SL(L)							
		G-BLL							
		DLL							
		DLR							
		G-BLR							
		SL(R)							
		SL(L)							
		G-BLL							
		DLL							
		DLR							
		G-BLR							
		SL(R)							
		SL(L)							
		G-BLL							
		DLL							
		DLR							
		G-BLR							
		SL(R)							
		SL(L)							
		G-BLL							
		DLL							
		DLR							
		G-BLR							
		SL(R)							
		SL(L)							
		G-BLL							
		DLL							
		DLR							
		G-BLR							
		SL(R)							
		SL(L)							
		G-BLL							
		DLL							
		DLR							
		G-BLR							
		SL(R)							
		SL(L)							
		G-BLL							
		DLL							
		DLR							
		G-BLR							
		SL(R)							
		SL(L)							
		G-BLL							
		DLL							
		DLR							
		G-BLR							
		SL(R)							
		SL(L)							
		G-BLL							
		DLL							
		DLR							
		G-BLR							
		SL(R)							
		SL(L)							
		G-BLL							
		DLL							
		DLR							
		G-BLR							
		SL(R)							
		SL(L)							
		G-BLL							
		DLL							
		DLR							
		G-BLR							
		SL(R)							
		SL(L)							
		G-BLL							
		DLL							
		DLR							
		G-BLR							
		SL(R)							
		SL(L)							
		G-BLL							
		DLL							
		DLR							
		G-BLR							
		SL(R)							
		SL(L)							
		G-BLL							
		DLL							
		DLR							
		G-BLR							
		SL(R)							
		SL(L)							
		G-BLL							
		DLL							
		DLR							
		G-BLR							
		SL(R)							
		SL(L)							
		G-BLL							
		DLL							
		DLR							
		G-BLR							
		SL(R)							
		SL(L)							
		G-BLL							
		DLL							
		DLR							
		G-BLR							
		SL(R)							
		SL(L)							
		G-BLL							
		DLL							
		DLR							
		G-BLR							
		SL(R)							
		SL(L)							
		G-BLL							
		DLL							
		DLR							
		G-BLR							
		SL(R)							
		SL(L)							
		G-BLL							
		DLL							
		DLR							
		G-BLR							
		SL(R)							
		SL(L)							
		G-BLL							
		DLL							
		DLR							
		G-BLR							
		SL(R)							
		SL(L)							
		G-BLL							
		DLL							
		DLR							
		G-BLR							
		SL(R)							
		SL(L)							
		G-BLL							
		DLL							
		DLR							
		G-BLR							
		SL(R)							
		SL(L)							
		G-BLL							
		DLL							
		DLR							
		G-BLR							
		SL(R)							
		SL(L)							
		G-BLL							
		DLL							
		DLR							
		G-BLR							
		SL(R)							
		SL(L)							
		G-BLL							
		DLL							
		DLR							
		G-BLR							
		SL(R)							
		SL(L)							
		G-BLL							
		DLL							
		DLR							
		G-BLR							
		SL(R)							
		SL(L)							
		G-BLL							
		DLL							
		DLR							
		G-BLR							
		SL(R)							
		SL(L)							
		G-BLL							
		DLL							
		DLR							
		G-BLR							
		SL(R)							
		SL(L)							
		G-BLL							
		DLL							
		DLR							
		G-BLR							
		SL(R)							
		SL(L)							
		G-BLL							
		DLL							
		DLR							
		G-BLR							
		SL(R)							
		SL(L)							
		G-BLL							
		DLL							
		DLR							
		G-BLR							
		SL(R)							

ALL DETERMINATION: TO ERASE IF FAIL IS REACHED

FIG. 33

### 3. ADDITIONAL WRITE

※ INPUT DATA OF UNSELECT SIDE DL IS THE INVERSE OF NORMAL WRITING

FIG. 34

ADDITIONAL WHILE	COMBINATION OF UPPER BITS																					
	STEP 14		STEP 15		STEP 16		STEP 17		STEP 18		STEP 19											
CONTENTS	G-BLL/R PRECHARGE	MEMORY DISCHARGE (VRW2)		SL SENSE		G-BLL/R DISCHARGE		DATA TRANSFER (SL(L) → G-BLL)		OPERATION (DLL, G-BLL)												
01	11	10	0	0	10	0(1)	110	0	0	11	0(1)	10	0	0	1	0	0	0(1)	0	0	0(1)	
00	11	10	1	0	0	10	110	1	0	0	10	110	0	0	1	0	0	10	110	0	0	110
10	11	10	1	0	0	10	110	1	0	0	10	110	0	0	1	0	0	10	110	0	0	110
11	01	011	1	0	0	10	0(1)	1	0	0	0(1)	0(1)	0	0	1	0	0	01	0(1)	0	0	0(1)
	00	011	1	0	0	10	0(1)	1	0	0	0(1)	0(1)	1	0	0	0	0	10	0(1)	0	0	110
	10	101	1	0	0	10	110	1	0	0	0(1)	10	1	1	0	0	10	0(1)	10	1	0	110
	11	110	1	0	0	10	110	1	0	0	0(1)	110	1	1	0	0	0(1)	110	1	0	0	0(1)




FIG. 35

## 2. ERASE SEQUENCE

STEP	ERASE VERIFY 1							
	STEP 1		STEP 2		STEP 3		STEP 4	
CONTENTS	G-BLL/R PRECHARGE		MEMORY DISCHARGE (VEV=2.0V)		SL SENSE & ALL DETERMINATION		G-BLL/R DISCHARGE, SL CLEAR	
	DLL	G-BLL S(L)	S(R)	G-BLR D(L)	DLL	G-BLL S(L)	S(R)	G-BLR D(L)
11	0.5	1.0			0.5	1.0		
BELLOW 11	0.5	1.0			0.5	1.0		

※ 11: BIT IN WHICH POST-ERASURE Vth IS  
LESS THAN OR EQUAL TO VEV

ALL DETERMINATION: ERASE END UPON PASS

BELLOW 11: BIT IN WHICH Vth OUT OF 11 IS LESS THAN OR  
EQUAL TO VWV0 (BIT INTENDED FOR WRITEBACK)

ERASE	ERASE VERIFY 2							
	Step 5		Step 6		Step 7		Step 8	
ERASE	G-BLL/R PRECHARGE		MEMORY DISCHARGE (VEV=2.0V)		SL SENSE & ALL DETERMINATION			
DLL	G-BLL S(L)	S(R)	G-BLR D(L)	DLL	G-BLL S(L)	S(R)	G-BLR D(L)	D(L)
				0.5	1.0		0.5	0.0
				0.5	1.0		0.5	0.0

ALL DETERMINATION: TO STEP 5 UPON FAIL

Step 9	'11' ERRATIC DETECTION							
	G-BLL/R DISCHARGE, SL CLEAR		G-BLL/R PRECHARGE		MEMORY DISCHARGE (VWV0-1.2V)		SL SENSE & ALL DETERMINATION	
DLL	G-BLL S(L)	S(R)	G-BLR D(L)	DLL	G-BLL S(L)	S(R)	G-BLR D(L)	D(L)
	0.0	0.0	0.0	0.5	1.0		0.5	1.0
	0.0	0.0	0.0	0.5	1.0		0.5	0.0

(a) ALL DETERMINATION: ERASE END UPON PASS

Step 13	WRITE (DEPLETIE PREVENTING PROCESS)							
	WRITE		G-BLL/R DISCHARGE G-BLL/R PRECHARGE		MEMORY DISCHARGE (VWV0=1.2V)		SL CLEAR, SL SENSE & ALL DETERMINATION	
DLL	G-BLL S(L)	S(R)	G-BLR D(L)	DLL	G-BLL S(L)	S(R)	G-BLR D(L)	D(L)
	0.0	0.0	6.0	6.0	0.5	1.0	1.0	
	6.0	6.0	0.0	0.0	0.5	1.0	1.0	

ALL DETERMINATION: TO STEP 13 UPON FAIL

Step 17	'11' ERRATIC DETECTION							
	G-BLL/R PRECHARGE		MEMORY DISCHARGE (VWDS)		SL SENSE & ALL DETERMINATION		G-BLL/R DISCHARGE, SL CLEAR	
DLL	G-BLL S(L)	S(R)	G-BLR D(L)	DLL	G-BLL S(L)	S(R)	G-BLR D(L)	D(L)
	0.5	1.0		0.5	0.0		1.1	0.0
	0.5	1.0		0.5	0.0		1.1	0.0

ALL DETERMINATION: ERASE END UPON PASS

FIG. 36




FIG. 37

ADDITIONAL WRITE (LOGIC  
COMBINING PROCESS)  
OPERATING WAVEFORM




FIG. 38

ADDITIONAL WRITE (LOGIC  
COMBINING PROCESS)  
OPERATING WAVEFORM




FIG. 39




FIG. 40




FIG. 41




FIG. 42





FIG. 43





SL/DL CIRCUIT LATCH DATA

WRITE DATA	UPPER DATA I/O4	LOWER DATA I/O0	UPON SELECTION OF		UPON SELECTION OF	
			DLL	SL	DLL	SL
"01"	0	1	1	0	1	0
"00"	0	0	1	1	0	1
"10"	1	0	0	1	1	0
"11"	1	1	1	1	1	1


FIG. 44



**FIG. 45**

WRITE SELECT (SL="0")	WRITE UNSELECT (SL="1")	AND MEMORY CELL	AG-AND MEMORY CELL
<p>STATE OF SL : "0" (=VSS)</p>  <p>WORD LINE : 17V</p> <p>MEMORY CELL: <math>V_{cg}=17V \rightarrow FN</math> TUNNEL WRITING</p>	<p>STATE OF SL : "1" (=6V)</p>  <p>WORD LINE : 17V</p> <p>MEMORY CELL: <math>V_{cg}=11V</math> → WRITE UNSELECTION</p>	<p>STATE OF SL : "0" (=VSS)</p>  <p>WORD LINE : 17V AG : 0.6V</p> <p>MEMORY CELL : <math>V_{ds}=5V \rightarrow HC</math> WRITE</p>	<p>STATE OF SL : "1" (=3V)</p>  <p>WORD LINE : 17V AG : 0.6V</p> <p>MEMORY CELL : <math>V_{ds}=0V</math> (AG : CUT OFF) → WRITE UNSELECTION</p>

**FIG. 46**  
("11" DISTURB CHECK)



**FIG. 47**  
(GENERATION OF "11" DATA)




FIG. 48

## (4) "11" DISTURB CHECK

WRITE DATA	"11" DISTURB CHECK																	
	STEP 30				STEP 31				STEP 32				STEP 33					
	SL CLEAR		BL(L)/(R) CLEAR		BL(R) PRECHARGE		BL(L) PRECHARGE		DL(R) SELECT		DISCHARGE		SL SENSE		BL(L)			
	DL(L)	BL(L)	SL(L)	SL(R)	BL(R)	DL(R)	DL(L)	BL(L)	SL(L)	SL(R)	BL(R)	DL(R)	DL(L)	BL(L)	SL(L)	SL(R)	BL(R)	DL(R)
"01"	0	0	0	0	0	1	0	0	0	0	1	0	0.5	0	0	0	1	0
"00"	1	0	0	0	0	1	1	0	0	0	1	1	0.5	0	0	0	1	1
"10"	0	0	0	0	0	0	0	0.5	0	0	0	0	0.5	0	0	0	0	1
"11"	0	0	0	0	0	1	0	0.5	0	0	1	0	0.5	0	0	1	0	1


WRITE DATA	STEP 34				STEP 35				STEP 36				STEP 37					
	DL(L) SELECT DISCHARGE BL(R) DISCHARGE				BL(R) PRECHARGE				SL CLEAR SL SENSE				BL(L)/(R) DISCHARGE					
	DL(L)	BL(L)	SL(L)	SL(R)	BL(R)	DL(R)	DL(L)	BL(L)	SL(L)	SL(R)	BL(R)	DL(R)	DL(L)	BL(L)	SL(L)	SL(R)	BL(R)	DL(R)
	0	1	1	0	1	1	0	0	1	1	0	1	0	1	0	1	0	1
1	0	1	1	0	1	1	0	1	0	1	1	0	0	1	1	1	0	1
0	0	0	1	0	0	0	0	1	0	0	0	1	0	0	1	0	1	0
0	1	1	0	1	0	1	1	0	1	0	1	0	1	0	1	0	1	1

WRITE DATA	STEP 38				STEP 39				STEP 40				STEP 41					
	BL(L)/(R) PRECHARGE				MEMORY DISCHARGE (Vrw2)				BL(R) SELECT PRECHARGE				SL SENSE					
	DL(L)	BL(L)	SL(L)	SL(R)	BL(R)	DL(R)	DL(L)	BL(L)	SL(L)	SL(R)	BL(R)	DL(R)	DL(L)	BL(L)	SL(L)	SL(R)	BL(R)	DL(R)
	0	0	1	0	1	1	0	0.5	1	0	1	1	0	0.5	1	0	1	1
1	0	0	1	1	1	1	0.5	0	1	1	1	1	0.5	0	1	1	1	0
0	0	0	1	0	0	0.5	0	1	0	0	0.5	0	1	0	0	0	1	0
0	0.5	1	0	1	0	0.5	1	0	0	1	0	0.5	1	0	0	1	0	1


WRITE DATA	STEP 42				STEP 43				STEP 44				STEP 45					
	BL(L)/(R) DISCHARGE BL(L)/(R) PRECHARGE				BL(R) SELECT DISCHARGE				MEMORY DISCHARGE (Vwe0)				SL SENSE ALL DETERMINATION					
	DL(L)	BL(L)	SL(L)	SL(R)	BL(R)	DL(R)	DL(L)	BL(L)	SL(L)	SL(R)	BL(R)	DL(R)	DL(L)	BL(L)	SL(L)	SL(R)	BL(R)	DL(R)
	0	0	0	1	1	1	0	0.5	0	1	0	1	0	0.5	0	1	0	1
1	0	0	1	1	1	1	0.5	0	1	0	1	1	0.5	0	1	0	1	1
0	0	0	1	0	0	0.5	0	1	0	0	0.5	0	1	0	0	0	0	0
0	0	1	0	1	0	0.5	1	0	1	1	0	0.5	1	0	1	0	0	1

▲ IN THE CASE OF PASS

**FIG. 49**  
(RESTORATION OF "01" DATA)



*FIG. 50*  
(PROGRAM RETRY)



(PROGRAM RETRY)  
(1) DATA RESTORING PROCESSING

**FIG. 51**

**'01' DATA RESTORING PROCESSING + '11' DATA MASK PROCESSING**

**SL INVERSION**

WRITE DATA	INITIAL STATE		STEP 0		STEP 1		STEP 2		STEP 3		STEP 4	
	STATE OF ON-'01' WRITE ABNORMAL COMPLETION	BL(L) / (R) PRECHARGE	SELECT SL(R)	DISCHARGE	SL CLEAR SL SENSE	BL(L) / (R) DISCHARGE	DL(R)	BL(R)	SL(R)	SL(L)	BL(L)	DL(L)
"01"	FAIL	0 0	1 0	0 0 1 0	0 0 1 0	0 0 1 0	1 0	0 1	0 1 0 0	0 1 0 0	1 0	1 0
"00"	PASS	0 0	1 0	0 0 1 0	0 0 1 0	0 0 1 0	1 0	0 1	0 1 0 0	0 1 0 0	1 0	1 0
"10"	0 0	1 0	0 1 0 0	0 1 0 0	0 1 0 0	1 0	0 1	0 1 0 0	0 1 0 0	1 0	0 0	0 0
"11"	0 0	1 0	0 1 0 0	0 1 0 0	0 1 0 0	1 0	0 1	0 1 0 0	0 1 0 0	1 0	0 0	1 1

▲ GUARANTEE ONLY DL IN INITIAL STAGE

**"11" DATA MASK PROCESSING**

BL(L) / (R) PRECHARGE	STEP 5		STEP 6		STEP 7		STEP 8		STEP 9		STEP 10	
	MEMORY V <sub>W2</sub>	DISCHARGE	SELECT SL(R)	PRECHARGE	SL CLEAR SL SENSE	BL(L) / (R) DISCHARGE	DL(R)	BL(R)	SL(R)	SL(L)	BL(L)	DL(L)
0 0	0 1	1 0	0 0 4 0	1 0 0 4	1 0 0 4	0 1	1 0	0 1 0 0	1 0 0 1	0 1 0 0	1 0	1 0
0 0	1 0	0 1	0 0 4 1	0 0 7 1	0 0 7 1	0 1	0 0 7 1	0 0 7 1	0 1 0 0	0 1 0 0	1 0	1 0
1 1	0 1	0 1	1 0 4 1	0 1 0 4	0 1 0 4	1 1	0 1 0 4	0 1 0 4	0 1 0 4	1 1	0 1 0 4	1 1 0 4
0 0	1 0	0 0	0 0 4 1	0 0 0 4	0 0 0 4	1 0	0 0 0 4	0 0 0 4	0 0 0 4	1 0	0 0 0 4	1 0 0 4
0 0	1 0	0 0	1 0 4 1	0 1 0 4	0 1 0 4	1 0	0 1 0 4	0 1 0 4	0 1 0 4	1 0	0 1 0 4	1 0 0 4

▲ "01" FAIL MEANS THAT V<sub>W2</sub> STATE IS DIVIDED WITH V<sub>W2</sub> AS BORDER  
▲ MASK "01" FAIL

## FIG. 52

"10" DATA MASK PROCESSING		SL INVERSION								STEP 10								STEP 11								STEP 12								STEP 13												
		BL(L)/R) PRECHARGE				BL(R) SELECT DISCHARGE				SL CLEAR SL SENSE				BL(L)/R) DISCHARGE				BL(R)				SL(R)				SL(L)				BL(L)				DL(R)				BL(R)								
WRITE DATA	BL(L)	BL(R)	SL(R)	SL(L)	BL(L)	BL(R)	DL(R)	DL(L)	BL(R)	SL(R)	SL(L)	BL(L)	DL(L)	DL(R)	BL(R)	SL(R)	SL(L)	BL(L)	DL(L)	DL(R)	BL(R)	SL(R)	SL(L)	BL(L)	DL(L)	DL(R)	BL(R)	SL(R)	SL(L)	BL(L)	DL(L)	DL(R)	BL(R)	SL(R)	SL(L)	BL(L)	DL(L)	DL(R)	BL(R)							
	"01"	FAIL	0	1	1	0	0	0	1	1	0	1	1	0	1	1	0	1	0	1	1	0	1	0	1	0	1	1	0	1	0	1	1	0	1	0	1	1	0	1	1	0	1	1		
	PASS	0	0	1	1	0	0	0	1	1	0	1	1	0	1	1	0	1	1	0	1	1	0	1	0	1	1	0	1	1	0	1	1	0	1	0	1	1	0	1	1	0	1	1		
	"00"	1	0	1	1	0	1	1	1	0	1	0	1	1	0	1	1	1	0	1	1	1	0	1	1	1	0	1	1	0	1	1	0	1	1	1	0	1	1	0	1	1	0	1	1	
	"10"	0	0	1	1	0	1	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	"11"	0	1	0	0	1	0	1	0	1	0	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0

▲ VALUE OF SL VARIES ACCORDING TO Vth STATE UPON "00" AND "10" WRITE ABNORMAL END  
AFTER STEP 10, DESCRIBE "00" AND "10" ABNORMAL END IN CONSIDERATION THEREOF

"10" DATA MASK PROCESSING		STEP 14								STEP 15								STEP 16								STEP 17																					
		BL(L)/R) PRECHARGE				BL(R) SELECT DISCHARGE				SL(R)				SL CLEAR SL SENSE				PRECHARGE				BL(R)				SL(R)				SL(L)				BL(L)				DL(R)				BL(R)					
WRITE DATA	BL(L)	BL(R)	SL(R)	SL(L)	BL(L)	BL(R)	DL(R)	DL(L)	BL(R)	SL(R)	SL(L)	BL(L)	DL(L)	DL(R)	BL(R)	SL(R)	SL(L)	BL(L)	DL(L)	DL(R)	BL(R)	SL(R)	SL(L)	BL(L)	DL(L)	DL(R)	BL(R)	SL(R)	SL(L)	BL(L)	DL(L)	DL(R)	BL(R)	SL(R)	SL(L)	BL(L)	DL(L)	DL(R)	BL(R)								
	0	1	0	1	1	0	0	1	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1
	0	1	0	1	1	0	0	1	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1
	1	0	1	0	1	1	0	0	1	1	0	1	0	1	0	1	1	0	1	1	0	1	1	0	1	1	0	1	1	0	1	1	0	1	1	0	1	1	0	1	1	0	1	1	0	1	1
	0	1	0	1	0	1	0	0	0	0	0	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1
	0	1	0	1	0	1	0	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1
	0	1	0	1	0	1	0	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1
	0	1	0	1	0	1	0	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1

"00" DATA MASK PROCESSING		STEP 18								STEP 19								STEP 20																																		
		BL(L) SELECT DISCHARGE				BL(R) PRECHARGE				SL CLEAR SL SENSE				BL(L) DISCHARGE				BL(R) PRECHARGE				SL CLEAR SL SENSE				BL(L)				BL(R)				SL(L)				BL(L)				DL(R)				BL(R)						
WRITE DATA	BL(L)	BL(R)	SL(R)	SL(L)	BL(L)	BL(R)	DL(R)	DL(L)	BL(R)	SL(R)	SL(L)	BL(L)	DL(L)	DL(R)	BL(R)	SL(R)	SL(L)	BL(L)	DL(L)	DL(R)	BL(R)	SL(R)	SL(L)	BL(L)	DL(L)	DL(R)	BL(R)	SL(R)	SL(L)	BL(L)	DL(L)	DL(R)	BL(R)	SL(R)	SL(L)	BL(L)	DL(L)	DL(R)	BL(R)													
	0	0.7	1	0	1	0	0.7	1	0	1	0	1	0	0.7	1	0	1	0	0.7	1	0	1	0	0.7	1	0	1	0	0.7	1	0	1	0	0.7	1	0	1	0	0.7	1	0	1	0	0.7	1	0	1	0	0.7	1	0	1
	0	0.7	1	0	1	0	0.7	1	0	1	0	1	0	0.7	1	0	1	0	0.7	1	0	1	0	0.7	1	0	1	0	0.7	1	0	1	0	0.7	1	0	1	0	0.7	1	0	1	0	0.7	1	0	1					
	1	0	0.7	1	0	1	0	0.7	1	0	1	0	1	0	0.7	1	0	1	0	0.7	1	0	1	0	0.7	1	0	1	0	0.7	1	0	1	0	0.7	1	0	1	0	0.7	1	0	1	0	0.7	1	0	1				
	0	0	0	1	0	0	0	1	0	0	0	1	0	0	1	0	0	0	1	0	0	0	1	0	0	0	1	0	0	0	1	0	0	0	1	0	0	0	1	0	0	0	1	0	0	0	1	0	0	0	1	
	0	0	0	1	0	0	0	1	0	0	0	1	0	0	1	0	0	0	1	0	0	0	1	0	0	0	1	0	0	0	1	0	0	0	1	0	0	0	1	0	0	0	1	0	0	0	1	0	0	0	1	
	0	0	0	1	0	0	0	1	0	0</td																																										

## FIG. 53

(DATA RECOVERY READ)




FIG. 54

(DATA RECOVERY READ)

WRITE DATA	DATA LATCH PROCESSING (COMBINATION OF UPPER BITS)																
	STEP 0				STEP 1				STEP 2				STEP 3				
	INITIAL DATA				BL(L) PRECHARGE				BL(L) SELECT DISCHARGE DL(L)				BL(L) SELECT DISCHARGE SL(L)				
	DL(L)	BL(L)	SL(L)	SL(R)	BL(R)	DL(R)	DL(L)	BL(L)	SL(L)	BL(R)	DL(R)	DL(L)	BL(L)	SL(L)	SL(R)	BL(R)	DL(R)
"01"	0			1	0			1	0	1	0	1	0	1	0	1	0
"00"	1			0				1	0	1	1	1	0	1	1	1	0
"10"	0		0	1				0	1	0	0	1.2	0	1	0	0	1.2
"11"	0		0	1	0			0	1	1	0	1.2	0	1	1	0	1

▲ AFTER COMPLETION OF PROGRAM RETRY DATA LATCH

STEP 4								STEP 5								
DL(L) CLEAR DL(L) SENSE								BL(L) DISCHARGE								
	DL(L)	BL(L)	SL(L)	SL(R)	BL(R)	DL(R)	DL(L)		DL(L)	BL(L)	SL(L)	SL(R)	BL(R)	DL(R)	DL(L)	
	0	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0
	0	0	0	1	1	0	0	0	1	1	0	0	1	0	0	1
	1	0	0	1	0	1	0.7	0	1	0	0	1	0	0	1	0
	1	0	0	1	1	1	0.7	0	1	1	1	0	1	1	0	1

▲ DETERMINATION OF UPPER BIT

	(COMBINATION OF LOWER BITS)																	
	STEP 6				STEP 7				STEP 8				STEP 9					
	BL(L) SELECT PRECHARGE DL(L) & SL(L)				BL(R) PRECHARGE				SL CLEAR SL SENSE				BL(L)/(R) DISCHARGE					
	DL(L)	BL(L)	SL(L)	SL(R)	BL(R)	DL(R)	DL(L)	BL(L)	SL(L)	SL(R)	BL(R)	DL(R)	DL(L)	BL(L)	SL(L)	SL(R)	BL(R)	DL(R)
	0	0	1	0	1	0	0.7	1	0	1	0	0.7	0	0	1	0	1	0
	0	0	0	1	1	0	0	0	1	1	0	0	0.4	0.4	1	0	0	1
	1	0	0	1	0	1	0.7	0	1	0	0	0	0	0	1	0	1	0
	1	0	0	1	1	1	0.7	0	1	1	1	0	0.7	0	0	1	1	0

	STEP 10								STEP 11								STEP 12				STEP 13			
	BL(R) PRECHARGE				BL(R) SELECT DISCHARGE DL(R)				BL(R) SELECT PRECHARGE SL(R)				BL(R) SELECT PRECHARGE SL(R)				DL(R) CLEAR DL(R) SENSE							
	DL(L)	BL(L)	SL(L)	SL(R)	BL(R)	DL(R)	SL(L)	SL(R)	BL(R)	DL(R)	SL(L)	SL(R)	BL(R)	DL(R)	DL(L)	BL(L)	SL(L)	SL(R)	BL(R)	DL(R)				
	0	0	1	0	1	0	0	1	0	1	0	0	1	0	0	1	0	0	1	0				
	0	0	0	1	1	0	0	0	1	1	0	0	0	1	1	0	0	0	1	1.2				
	1	0	1	0	0	1	0	1	0	1.2	0	1	0	1	0	1.2	0	1	0	1.2				
	1	0	1	0	1	1	0	1	0	1	1	0	1	0	1	1	0	1	0	0				

DETERMINATION OF LOWER BIT

FIG. 55

